全部分类

当前位置：首页 > 软件 > 电磁与电子分析 > Aldec China Active-HDL 电磁与电子分析

Aldec China Active-HDL 电磁与电子分析
  • Aldec China Active-HDL 电磁与电子分析

Aldec China Active-HDL 电磁与电子分析

更新时间：2023-02-21 21:32:26

Aldec公司是一家业界领先的电子设计自动化（EDA）公司，在复杂的FPGA中提供创新的设计制作，仿真和验证，协助ASIC的开发解决方案，SOC与嵌入式系统设计。在社区超过35000个活跃的用户，50+全球合作伙伴，全球办事处和全球销售分

价格：
￥ 立即询价
型号：
Active-HDL
正版保证：
原装正品
品牌：
Aldec China
质保服务：
货期：
现货
产品状态：
成熟产品
发票类型：
含13%货物增票
产品类型：
标准规格
物流费用：
包运费
品牌属国：
欧美品牌
支付方式：
公对公付款 公司支付宝
服务区域：
适用场景：
采购提示：为了快速获取报价，请提供准确产品型号、规格。操作如下：
A、查看原购销合同里的产品型号、规格
B、确认实物标签上的P/N号（可以拍照直接提供）
规格：
0.00元
1台可销售
扫一扫，分享到手机 扫一扫，分享到手机
微信在线咨询
Aldec China
品牌更多产品>>
品牌介绍

相似商品
  • 产品详情
  • 产品视频
  • 采购说明
  • 常见问题
  • 售后说明
  • 商品评价
  • 资料下载
  • 技术支持

Active-HDL is a Windows based, integrated FPGA Design Creation and Simulation solution for team-based environments. Active-HDL’s Integrated Design Environment (IDE) includes a full HDL and graphical design tool suite and RTL/gate-level mixed-language simulator for rapid deployment and verification of FPGA designs.

The design flow manager evokes 120+ EDA and FPGA tools, during design entry, simulation, synthesis and implementation flows and allows teams to remain within one common platform during the entire FPGA development process. Active-HDL supports industry leading FPGA devices from Altera, Atmel, Lattice, Microsemi (Actel), Quicklogic, Xilinx and more.

Top Features and Benefits：

  1. Project Management
  • Unified Team-based Design Management maintains uniformity across local or remote teams
  • Configurable FPGA/EDA Flow Manager interfaces with 120+ vendors tools allows teams to remain on one platform throughout FPGA development
  1. Graphical/Text Design Entry
  • Quickly deploy designs by using Text, Schematic and State Machine
  • Distribute or deliver IPs using more secure and reliable Interoperable Encryption standard
  1. Simulation and Debugging
  • Powerful common kernel mixed language simulator that supports VHDL, Verilog, SystemVerilog (Design) and SystemC
  • Ensure code quality and reliability using graphically interactive debugging and code quality tools
  • Perform metrics driven verification to identify unexercised parts of your design using Code Coverage analysis tools
  • Improve verification quality and find more bugs using ABV – Assertion-Based Verification (SVA, PSL, OVA)
  • Connect the gap between HDL simulation and high level mathematical modeling environment for DSP blocks using MATLAB/Simulink interface
  1. Documentation HTML/PDF
  • Abstract design intelligence and represent them in easy to understand graphical form using HDL to schematic converter
  • Share designs quickly with auto-generate Design Documentation in HTML and PDF
立即咨询
严选3万品牌200万产品
立即咨询
1小时内报价3天内打样
立即咨询
100%原装正品假1赔10
立即咨询
成本↓30%,时间↓90%风险↓100%
在线咨询 电话沟通
提交需求 微信客服
二维码
二维码